

# EGC221

## Class Notes


### 3/22/2023

**Baback Izadi**

Division of Engineering Programs

[bai@engr.newpaltz.edu](mailto:bai@engr.newpaltz.edu)

## Two-to-one-line multiplexer




$sel$	$out$
0	$I_0$
1	$I_1$


## Two-to-one-line multiplexer

$S$	$Y$
0	$I_0$
1	$I_1$

$$Y = \bar{S} I_0 + S I_1$$




(a) Logic diagram



(b) Block diagram


# Four-to-one-line multiplexer



using 2 x 1 Multiplexers to implement an 8 x 1 Multiplexer

$S_2$	$S_1$	$S_0$	$Z$
0	0	0	$I_0$
0	0	1	$I_1$
0	1	0	$I_2$
0	1	1	$I_3$
1	0	0	$I_4$
1	0	1	$I_5$
1	1	0	$I_6$
1	1	1	$I_7$

$S$	$Y$
0	$X_0$
1	$X_1$



using 2 x 1 Multiplexers to implement an 8 x 1 Multiplexer

$S_2$	$S_1$	$S_0$	$Z$
0	0	0	$I_0$
0	0	1	$I_1$
0	1	0	$I_2$
0	1	1	$I_3$
1	0	0	$I_4$
1	0	1	$I_5$
1	1	0	$I_6$
1	1	1	$I_7$

$S$	$Y$
0	$X_0$
1	$X_1$

$$S_2 S_1 S_0 = \begin{pmatrix} 1 & 0 & 0 \\ 0 & 0 & 0 \end{pmatrix}$$

